by Donald Thomas (Author), PhilipMoorby (Author)
XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (
Format: Paperback
Pages: 386
Edition: 5th ed. 2002. 2nd printing
Publisher: Springer
Published: 27 Oct 2008
ISBN 10: 0387849300
ISBN 13: 9780387849300